


Prof. Dr. Burkhard Stiller, Universität Zürich, Binzmühlestrasse 14, CH-8050 Zürich
 Telefon: +41 44 635 6710, Fax: +41 44 635 6809, stiller@ifi.uzh.ch
 Eder John Scheid, Telefon: +41 44 635 7586, scheid@ifi.uzh.ch
 Sina Rafati, Telefon: +41 44 635 6702, rafati@ifi.uzh.ch

Exercise Sheet 3

Computer Engineering and Communication Networks

Handout: 03.10.2019
 Discussion: 10.10.2019 (start 10:00 a.m.)

1. Name the following logic gates:



2. Design a logic circuit using the gates OR, AND, and NOT of the Boolean expression below:

$$((a \wedge \bar{a}) \wedge (a \vee \bar{b})) \vee (\bar{c} \wedge b \wedge a)$$

3. Given the block diagram below.

3.1. Which Boolean expression is represented by this block diagram?

3.2. Simplify the Boolean expression as far as possible using Boolean Algebra Instantiations.

